Devnagari is used as a script in Hindi, Sanskrit, Marathi, Konkani, Nepali and at least other 18 languages of South Asia. But, no research is available in the field to design portable Devnagari Unicode Reader (DUR). This paper aims to fill this research gap and design a portable DUR as well as make it thermal and energy efficient. Thermal efficient DUR means this DUR is able to operate in the temperature range of 0 o C-125 o C. Energy efficient DUR means that it would be able to run with the least amount of energy in compare to their traditional counterpart. Four different 28nm 7 Series FPGA and Xilinx ISE 14.6 were taken to verify the energy efficiency and thermal efficiency of a portable Unicode reader using MOBILE DDR input/output standard. Kintex-7 is more thermal efficient than Artix-7. Whereas, Kintex-7 Low Voltage(LV) is even more thermal efficient than general Kintex-7. Artix-7 is energy efficient than Kintex-7. Also, Artix-7 is more energy efficient than Artix-7 LV.
INTRODUCTION
Devnagari is used as a script by Hindi, Sanskrit, Marathi, Konkani, Nepali and at least 18 languages of South Asia. But, no research in Devnagari Unicode Reader(DUR) design has been conducted, which makes this research first of its kind. The aim of this paper is to fill this research gap and design a portable DUR as well as thermal efficient [12] and energy efficient [1, [4] [5] [6] [7] [8] [9] [10] [11] . Thermal efficient DUR means that DUR is able to operate in the temperature range of 0 o C-125 o C. Energy efficient DUR means that DUR is able to run with the least amount of energy as compared to their traditional counterpart. DUR is implemented on four different 28nm 7 Series FPGA namely Kintex-7 XC7K70T package, Kintex-7 Low Voltage XC7K70TL package, Artix-7 CSG324 package, Artix-7 Low Voltage CS324L package and Xilinx ISE 14.6 is used to verify the energy efficiency and thermal efficiency of portable Unicode reader using MOBILE DDR [1] input/output standard. Unicode is a universal alphabet. In Muṇḍaka Upanishad, Alphabet or /aķʃar/ is described as "Like by knowing gold all the gold ornaments could be known, by knowing Akshara, it's another manifestation, the universe is known". This Unicode reader reads the Devnagari Unicode Reader (DUR) and classifies the vowel, consonant, digit and other signs. MOBILE DDR IO standard is used in this DUR to make this more energy efficient and portable. Designers can leverage twice the logic for the same power budget using 28nm Technology in Artix-7 FPGA [2] . Kintex-7 FPGAs are able to provide high signal processing performance and energy efficiency for various applications in Avionics, LED Backlit Flat Panel Displays, 3DTV, LTE Baseband, Portable Ultrasound, Multi-mode Radio, Digital SLR Cameras, and Video on Demand [3] . Kintex-7 FPGA KC705 Evaluation Kit, delivers double the performance using a flexible framework for higher-level systems design that require DDR3, Gigabit Ethernet, PCI Express, and other serial connectivity [3] . In [4] , a hybrid software-hardware approach making use of a field-programmable gate array platform as a heat equation solver that can be easily attached to a PC using a PCI bus with the goal of obtaining a portable system to be used during field experiments. According to DVB-S2 standard for LDPC (Low Density Parity Check) codes, a novel LDPC codes encoder circuit structure is designed [5] . Due to the random nature of the input data, this structure significantly reduces the power consumption of the calculation circuit [5] . Using event-triggered radios is well suited and could lead to significant reduction of the overall power consumption of WSNs [6] . Furthermore, proposed solution in [6] is implemented on FPGA to decrease the fabrication cost for low volume applications and make it easier to design, re-use and enhance [6] . The lowpower techniques are essential part of VLSI design due to continuing increase in clock frequency and complexity of chip [7] . The power phase measurement system is designed based on FPGA, and the results indicate it almost immune to noise of power [8] . Reference [9] develop power models that consider the effect of logic power, signal power, clock power and I/O power. With the development of technology and usage of FPGA, the power quality detect devices become more and more powerful and the measure accuracy increase quickly [10] . Earlier, the energy efficient Devnagari Unicode Checker is designed with CGVS Approach [11] . CGVS approach is an effective technique in reduction of clock power [11] . In this work, we are working on IO power with means of IO standard. The MOBILE DDR (mDDR) IO standard is also known as LPDDR (Low Power DDR) [13] . The differential outputs are fed into the CK/CK# pins [13], complementary single-ended drivers for outputs, and differential receivers for inputs are used in the differential (DIFF_) version. The advantage of Artix-7 FPGAs are less investment and minimum power usage. This makes it suitable for mass production applications including: Low Cost Ultrasound, Wireless Backhaul, and Programmable Logic Controller [13] . A port can be exposed as an external port, which is a primary I/O for the whole hardware platform. Port of DUR is shown in red color and block of DUR is shown in green color. In order to avoid transmission line reflection, we have to match impedance of transmission line, port and block using same IO standard for all. 
Static Power Usage
Static Power (Ps) is the power Usage, when device is in off state. It is also called Quiescent power, which depends on the Quiescent current flow in the device. We can calculate the static power by using formula Ps= VDD * ILeak
Junction Temperature of FPGA
Junction Temperature depends on the leakage power or current flow in the design on FPGA. Quiescent power is related to the ambient temperature of the design. Ambient temperature is the temperature of the surrounding of the design. In this work, the junction temperature is taken to be constant 25 o C. Table 4 , there is 99.49%, 98.25%, 99.54%, 99.41% and 89.78% saving in CP, LP, SP, IOP, and leakage power when we scale down the operating frequency from 1THz to 5 GHz.
Power Usage and Junction Temperature in Artix-7

Fig. 3 Plot of Power and Frequency in Matlab
The Graph shown in Fig.3 is created using the Matlab script as shown in Fig.4 . The Y-axis shows the Power Usage in Watt and X-axis is the operating frequency in GHz. In Fig.3 , red line shows LP, green line shows CP, cyan line shows the SP, magenta shows the IOP and yellow line depicts the leakage power.
Fig. 4 Matlab Script of Power and Frequency in Matlab
In Table 5 , there is 54.76% saving in junction temperature when we scale the operating frequency from 1THz to 5 GHz. In Table 6 , there is 99.50%, 98.15%, 99.41%, 99.40% and 87.6% saving in CP, LP, SP, IOP, and leakage power when we scale down the operating frequency from 1THz to 5 GHz. In Table 7 , there is 54.76% saving in junction temperature when we scale operating frequency from 1THz to 5 GHz.
Fig. 5. Plot of Junction Temperature and Frequency in Matlab
Graph shown in Fig.5 is created by the Matlab script shown in Figure 6 . The Y-axis represents the junction temperature in Celsius and X-axis shows the operating frequency in GHz. There is no variation in LP, when we use various FPGA. Also, there is no change in IOP with general Artix-7 and Kintex-7 and no change in IOP with Low Voltage Artix-7 and Low Voltage Kintex-7 is seen. IOP is maximum in comparison to other dynamic power. CP is the highest in Kintex-7 and lowest in Artix-7. Whereas, SP is minimum in Kintex-7 Low Voltage and maximum with Artix-7 Low Voltage. Also, leakage power is the lowest in Kintex-7 Low Voltage among all these four available FPGA. When operating frequency is 625GHz, then there is 18.66% saving in SP, when we are using Artix-7 LV FPGA in place of Kintex-7 FPGA as shown in Table 10 . On similar device frequency, there is 8.33% saving in LP, when we use Kintex-7 FPGA in place of Artix-7 FPGA as shown in Table 10 . There is 41.58% saving in junction temperature with Kintex-7 LV FPGA in compare to Artix-7 LV FPGA. There is 2.04% saving in IOP dissipation with both Kintex-7 and Artix-7 LV FPGA as compared to general Artix-7 and Kintex-7 FPGA.
Fig. 11. Power in Watt on 1 THz Operating Frequency
Also, there is 80.42% saving in leakage power with Kintex-7 Low Voltage FPGA than Artix-7 FPGA. There is 11.05% saving in the total power consumption with Kintex-7 LV FPGA in comparison to Kintex-7 FPGA as shown in Table 12 . 
Conclusion
It is a thermal efficient DUR because it is able to operate in the temperature range of 0 o C-125 o C. It is energy efficient DUR too because it runs with the least amount of energy in compare to their traditional counterpart Kintex-7 is more thermal efficient than Artix-7. Whereas, Kintex-7 Low Voltage (LV) is even more thermal efficient than general Kintex-7. Artix-7 is more energy efficient than Kintex-7 and Artix-7 LV FPGA. Artix-7 is the worst heat producer that result in the highest junction temperature. Kintex-7 Low Voltage is dissipating minimum leakage power. The usage of Mobile DDR IO Standard enhance portability in DUR design. There is 99.50%, 98.15%, 99.41%, 99.40% and 87.6% saving in CP, LP, SP, IOP, and leakage power, when we scale down the operating frequency from 1THz to 5 GHz on Atrix-7 FPGA. 
